|
|
|
Who's Online
There currently are 5933 guests online. |
|
Categories
|
|
Information
|
|
Featured Product
|
|
|
 |
|
|
There are currently no product reviews.
 ;
This manual is very helpful, correct shematic diagram, and good exploded view.Perfect!
;
Alte gescannte Servicepläne sind oft doch etwas undeutlich . Stromlaufpläne werden auf mehrere DIN A4 Seiten aufgeteilt. Alles ziemlich umständlich und zeitaufwendig. Aber mit etwas Mühe geht alles.
 ;
Great item, high resolution, detailed, very easy to work with.
;
fast delevery of the manual and very complete manual, now my Akai works again, will buy again, thanks.
;
Tartalma megfelelő. Szebb kivitelű is lehetne a scannelés.
IC, LC78622ED
Pin No. 1 2 3 4 5 6 7 8 9 10 11 12, 13 14 15 16 17 18 19, 20 21 22 23 Pin Name DEFI TAI PDO VVSS ISET VVDD FR VSS EFMO EFMIN TEST2 CLV+, CLV�
___
I/O I I O � I � I � O I I O O at H. Phase servo at L. For PLL.
Description Defect sense signal (DEF) input pin. (Connect to 0V when not used). Test signal input pin with built-in pull-down resistor. Be sure to connect to 0V. Phase comparator output pin to control external VCO. GND pin for built-in VCO. Be sure to connect to 0V. Pin to which external resistor adjusting the PD0 output current. Power supply pin for built-in VCO. Pin for VCO frequency range adjustment. Digital system GND. Be sure to connect to 0V. For slice level control. EFM signal output pin. EFM signal input pin. Test signal input pin with built-in pull-down resistor. Be sure to connect to 0V. Disc motor control output. Three level output is possible using command. Rough servo or phase control automatic selection monitoring output pin. Rough servo
Pin No. 43 44 45 46 47 48 49 50 51
Pin Name XVDD XOUT XIN XVSS SBSY EFLG PW SFSY SBCK
I/O � O I � O O O O I Crystal oscillator power supply pin.
Description
Pin to which external 16.9344 MHz crystal oscillator is connected. Crystal oscillator GND pin. Be sure to connect to 0V. Subcode block sync signal output pin. C1, C2, single and dual correction monitoring pin. Subcode P, Q, R, S, T, U and W output pin. Subcode frame sync signal output pin. Falls down when subcode enters standby. Subcode read clock input pin. Schmidt input. (Be sure to connected to 0V when not in use.)
52 53 54 55 56 57 58 59 60 61 62 63
FSX WRQ RWC SQOUT COIN
___________
O O I O I I I O O O I I I
Pin outputting the 7.35 kHz sync signal which is generated by dividing frequency of crystal oscillator. Subcode Q output standby output pin. Read/write control input pin. Schmidt input. Subcode Q output pin. Command input pin from microprocessor. Command input read clock or subcode read input clock from SQOUT pin LC78622 reset input pin. Set this pin to L once when the main power is turned on. Test signal output pin. Use this pin as open (normally L output). 16.9344 MHz output pin. 4.2336 MHz output pin. Test signal input pin with built-in pull-down resistor. Be sure to connect to 0V. Chip select signal input pin with built-in pull-down resistor. Be sure to connect to 0V while it is not controlling.
V/P HFL TES TOFF TGL JP+, JP� PCK FSEQ VDD
I I O O O O O �
Track detect signal input pin. Schmidt input. Tracking error signal input pin. Schmidt input. Tracking OFF output pin. Tracking gain selection output pin. Gain boost at L. Track jump control signal output pin. Three level output is possible using command. EFM data playback clock monitoring pin 4.3218 MHz when phase is locked in. Sync signal detection output pin. H when the sync signal which is detected from EFM signal and thesync signal which is internally generated agree. Digital system power supply pin. The pin is controlled by the serial data command from microprocessor. When
CQCK
________
RES TST11 16M 4.2M TEST5
______
CS
64
TEST1
Test signal input pin without built-in pull-down resistor. Be sure to connect to 0V.
24-28
SL+, SL�, CONT3-5
I/O
General purpose input/output pin 1 to 5.
the pin is not used, set the pin to the input terminal and connect to 0V, or alternately set the pin to output terminal and leave the pin open. Note: The same potential must be applied to the respective power supply terminals. (VDD, VVDD, LVDD, RVDD, XVDD)
29 30 31 32, 33 34 35 36 37 38 39 40 41 42
EMPH C2F DOUT TEST3, TEST4 N.C. MUTEL LVDD LCHO LVSS RVSS RCHO RVDD MUTER
O O O I � O � O � � O � O
De-emphasis monitor output pin. De-emphasis disc is being played back at H. C2 flag output pin. DIGITAL OUT output pin. (EIAJ format). Test signal input pin with built-in pull-down resistor. Be sure to connect to 0V. Not used. Set the pin to open. L-channel mute output pin. L-channel 1-bit DAC. L-channel power supply pin. L-channel output pin. L-channel GND. Be sure to connect to 0V. R-channel GND. Be sure to connect to 0V. R-channel 1-bit DAC. R-channel output pin. R-channel power supply pin. R-channel mute output pin.
45
46
|
|
|
> |
|
